Khalil-Hani, Mohamed, and Nasir Shaikh-Husin. 2009. “An Optimization Algorithm Based On Grid-Graphs For Minimizing Interconnect Delay In VLSI Layout Design”. Malaysian Journal of Computer Science 22 (1):19-33. https://jati.um.edu.my/index.php/MJCS/article/view/6351.